Abstract| This paper describes a method to improve the e ciency of nonlinear DC fault simulation. The method uses the Newton-Raphson algorithm to simulate each faulty circuit. The key idea is to order the given list of faults in such a w a y that the solution of previous faulty circuit can serve a s a good initial point for the simulation of the next faulty circuit. To build a good ordering, one step Newton-Raphson iteration is performed for all the faulty circuits once, and the results are used to quantify how faulty circuits and the good circuit are close in their behaviors. With one-step Newton-Raphson iteration implemented by Householder's formula, the proposed method has virtually no overhead. Experimental results on a set of 36 MCNC benchmark circuits show a n a v erage speedup of 4.4 and as high as 15 over traditional stand-alone fault simulation.
I. Introduction
Testing analog portion of mixed-signal circuits and systems is becoming an important issue that affects both the time-to-market and nal product cost. Among several methods of analog testing, DC testing is generally cheaper, since it does not require expensive test equipment and has a shorter testing time. In the scenario where DC testing is performed before AC testing and transient testing, DC tests that detect the majority of faults can reduce the overall testing time and cost. Recently, some research e ort has been devoted to exploit low-cost DC test generation 6 and DC built-in self-test 1 .
DC fault simulation is to simulate the DC behavior of an analog circuit for a given list of faults. It is an important tool for fault-coverage analysis, test generation, and built-in self-test. A considerable amount o f e ort has been devoted to e cient fault simulation for linear analog circuits 7, 10, 14, 15 . However, DC fault simulation of nonlinear analog circuits|a more dicult and more practically important problem|remains largely unexplored. In general, DC simulation of nonlinear analog circuits amounts to solving a set of nonlinear algebraic equations usually by Newton-Raphson iterative algorithm. This itself is computationally expensive. Further, faults may deteriorate the convergence property. W e note some recent progresses in reducing the number of faults to be simulated by inductive fault analysis 12 , minimizing the simulation complexity b y behavioral modeling 9 , and shortening the equation setup time by using the cache mechanism 17 . This paper presents an e cient method for DC fault simulation of nonlinear analog circuits. We propose to order the faults in such a w a y that the circuit response of the previous fault can serve as a good" initial point for the simulation of next fault. Fault ordering is performed by a greedy heuristic, and is based on predicting the closeness" of two faults using one step iteration of the Newton-Raphson algorithm.
This paper is structured as follows: Section II presents the basic ideas of the fault simulation continuation. Section III describes how the ideas are realized via one-step relaxation and greedy fault ordering. Section IV describes implementation details. Experimental results are reported in Section V.
II. Simulation Continuation|Why Fault
Ordering?
In general, DC simulation amounts to solving a system of nonlinear equations written as:
1 where x is the vector of circuit unknowns node voltages and branch currents, f represents the system of nonlinear functions. The widely used Newton-Raphson algorithm for solving Eq. 1 is an iterative process. It consists of the following steps: to the nal solution is important for whether the algorithm converges, and how fast it converges 2 . However, predicting a good initial point in general is a di cult problem. In SPICE, the default initial point is set to 0.
Homotopy simulation continuation is an important technique to improve the convergence property o f di cult-to-converge circuits 4, 11, 16 . The basic idea is to construct a slightly di erent pseudo" circuit whose response can serve a s a good initial point for the simulation of the original circuit, while the convergence of the pseudo" circuit simulation is easy to achieve. Two simple schemes known as Gmin stepping and source stepping were implemented in SPICE 4, 8 , while more complicated schemes involve the design of circuit traces a list of pseudo" circuits, known as homotopy 11, 1 6 .
We propose to exploit this idea for DC fault simulation. Given a list of faults, fault simulation is performed in an order, and the simulation result of the previous fault serves as the initial point of next fault simulation. The faults are ordered in such a w a y that the total number of iterations is minimized. In case of the di cult-to-converge fault circuits, more pseudo" faults can be embedded into the simulation sequence to help convergence.
This idea is especially attractive for parametric faults and some structural faults that do not cause the catastrophic failure of the circuit. For catastrophic faults with dramatically di erent responses, 0 or the good circuit response x good can be used as the initial point for fault simulation. This consideration leads to the simulation trace as illustrated in Fig. 1 , where solid circles correspond to fault responses, empty circles correspond to some pseudo" fault responses added to help the convergence, and two shadowed triangle points denote the good circuit response and 0 respectively.
III. Fault Ordering via One-Step Relaxation
In this section, we consider how to construct appropriate trace of fault simulation, or simply fault ordering. A computationally e cient y et e ective heuristic is proposed. It consists of three components. First, we propose to perform one-step Newton-Raphson relaxation for each fault using the good-circuit response x good as the initial point, and to use the results as estimations of the fault-circuit responses. This can be implemented very e ciently using Householder's for- mula. Second, we give a simple and e ective formula to quantify" the closeness of two responses. Finally, we describe a greedy heuristic to order the faults for simulation continuation.
A. One-Step Relaxation via Householder's Formula
Let x good denote the good-circuit response, and x fault the fault-circuit response. One-step NewtonRaphson relaxation is to perform one step NewtonRaphson iteration on the faulty circuit using the goodcircuit response as the initial point: the good circuit, and w f be the right-hand-side vector of a faulty circuit. Let I be the identity matrix, and vector e be a column vector de ned by e k = 0 ; except e i = 1 and e j = ,1 k = 1 ; 2 ; : : : ; n :3 It is important to note that the simpli ed equations Eqs. 4 6 not only reduce the CPU cost of device loading and LU decomposition, but also avoid possible numerical di culties caused by 1 and 0 resistors.
B. Closeness Measurement
Given two non-zero circuit responses x i and x j , w e de ne the normalized absolute distance as
where n is the dimensions of vectors x i and x j , and x i k and x j k denote the k-th element of the vector x i and x j respectively. W e denote the distance between x good |the response of the good circuit|and x j |the response of j-th faulty circuit|by t j .
Having tested several other measurements, we h a v e found out that the normalized absolute distance is a simple yet e ective measurement of the closeness" of two faults. Intuitively, i f t w o faults are close in this distance, they requires less iterations if they are simulated with continuation from one to another. Note that the distance between any response and 0 is always 1. C. Adaptive F ault Ordering Heuristic Figure 2 describes the complete fault-simulation continuation algorithm. It is based on an adaptive and greedy fault ordering strategy. First, one-step NewtonRaphson relaxation is performed for all the faults, the results are denoted as x 1 faulti , i = 1 ; 2 ; : : : ; m . The normalized absolute distances between fault-circuit responses and the good-circuit response are computed and denoted as t i , i = 1 ; 2 ; : : : ; m . The fault that has the minimum distance will be selected as the rst fault to simulate. If its distance is less than 1, then x good is used as the initial point; otherwise 0 is used. This process is repeated for all the faults in the list. Each time, the distances from the result of previous simulated fault to that of all the un-simulated faults approximated by the one-step relaxation method are calculated. The fault to be simulated next and its initial point are determined based on the computed distances. are used to test our method. We h a v e also implemented an automatic fault-list generator to insert faults into the benchmark circuits. User-speci ed faults include parametric faults, and global interconnect short open faults. Table I summaries the faults handled by the fault-list generator.
In our experiments, the following set of user-speci ed faults are injected into all of the 36 test circuits:
Resistors: 10 to 90 parameter deviations with 10 incremental. BJT transistors: Emitter-collector pipe is modeled by 500 to 5K resistors with 500 incremental.
MOS transistors: 10 to 90 Width Length ratio deviations with 10 incremental. Pinholes between G-S, G-D are modeled by 500 to 5K resistors with 500 incremental. In the current implementation, the fault-list generator does not inject faults into sub-circuits described in the SPICE netlist. Therefore, the total number of faults is not proportional to the number of devices for the benchmark netlists containing sub-circuits.
We note that in order to simulate some faults, especially shorts, extra circuit nodes have to be added into the original netlist. Therefore, the fault-list generator creates not only the fault list, but also the expanded circuit netlist in the SPICE format. In practice, it is recommended that the inductive fault analysis IFA be used to generate the realistic set of faults 12 . In the absence of layout and process data, inductive fault analysis is not used in our experiments.
V. Experimental Results
The statistics of benchmark circuits are summarized in the rst 5 columns of Table II . There are 36 transistor-level circuits. The rst group astabl to vreg has 9 BJT circuits, the second group ab ac to toronto has 16 MOS circuits using the SPICE level-2 MOS model, and the third group 11 MOS circuits using the SPICE level-3 model.
In Table II , Column 6 lists the number of iterations required to simulate each circuit without faults good circuit simulation. Columns 7 and 8 describe, respectively, the total number of iterations and the CPU time used for simulating all the faults using 0 as the initial point stand-alone fault simulation. Columns 9 gives the total number of iterations used for simulating all the faults using x good the result of the good circuit simulation as the initial point. Column 10 describes the ratio of Column 9 with respect to Column 6, which is the speed up of using x good as the initial point over stand-alone fault simulation. Columns 11 and 12 describe the total number of iterations required by the proposed simulation-continuation method and its speedup over stand-alone fault simulation. The CPU time is collected on an UltraSparc-I workstation.
We note that the speedup depends heavily on each individual circuit and its injected faults. The proposed method achieved an average speedup of 4:4, and as high as 15, over stand-alone fault simulation. If the good circuit response is used as the initial point, an average speedup of 2:7 w as achieved. We h a v e observed that the proposed method o ers a signi cant improvement when the number of iterations required per circuit simulation is substantial, when a circuit has many parametric faults to simulate. In our experiments, most faults are catastrophic.
The static latch circuit in Table II is used to illustrate the results of one-step relaxation and its comparison with accurate fault simulation. Figure 5 plots the output voltage and supply current computed by onestep relaxation and accurate fault simulation for a list of 72 faults. It can be seen that the results of onestep relaxation approximate well that of accurate fault simulation. Figure 4 plots the result of one-step relaxation where the list of faults are ordered by the heuristic described in the paper. It can be observed that the ordered results show a better continuity: the results of two successive simulations are closer to each other.
For this circuit, the total numbers of iterations required by stand-alone fault simulation, fault simulation using x good as the initial point, and the proposed fault simulation continuation with ordering method are 1083, 667 and 573, respectively. If the simulation continuation technique is applied directly to the given fault list without performing fault ordering, the number of iterations is 1415.
VI. Conclusions
A simulation-continuation method has been presented for DC fault simulation of nonlinear analog circuits. The method uses the result of one step NewtonRaphson iteration called one-step relaxation to predicate the faulty response for each fault, and then uses a greedy heuristic to build the fault order for simulation continuation. Experimental results have demonstrated the e ectiveness of the proposed method. 
